Allwinner /D1H /UART[2] /RXDMA_IS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RXDMA_IS

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (limit_done)limit_done 0 (blk_done)blk_done 0 (timeout_done)timeout_done 0 (buffer_overrun)buffer_overrun

Description

UART RXDMA Interrupt Status Register

Fields

limit_done
blk_done
timeout_done
buffer_overrun

Links

()